Programmable Analog Pulse-Firing Neural Networks
نویسندگان
چکیده
Lionel Tarassenko Dept. of Eng. Science, University of Oxford, Parks Road, Oxford, OX1 3PJ United Kingdom. We describe pulse stream firing integrated circuits that implement asynchronous analog neural networks. Synaptic weights are stored dynamically, and weighting uses time-division of the neural pulses from a signalling neuron to a receiving neuron. MOS transistors in their "ON" state act as variable resistors to control a capacitive discharge, and time-division is thus achieved by a small synapse circuit cell. The VLSI chip set design uses 2.5J.1.m CMOS technology. INTRODUCTION Neural network implementations fall into two broad classes digital [1,2] and analog (e.g. [3,4]). The strengths of a digital approach include the ability to use well-proven design techniques, high noise immunity, and the ability to implement programmable networks. However digital circuits are synchronous, while biological neural networks are asynchronous. Furthermore, digital multipliers occupy large areas of silicon. Analog networks offer asynchronous behaviour, smooth neural activation and (potentially) small circuit elements. On the debit side, however, noise immunity is low, arbitrary high precision is not possible; and no reliable "mainstream" analog nonvolatile memory technology exists. Many analog VLSI implementations are nonprogrammable, and therefore have fixed functionality. For instance, subthreshold MOS devices have been used to mimic the nonlinearities of neural behaviour, in implementing Hopfield style nets [3] , associative memory [5] , visual processing functions [6] , and auditory processing [7]. Electron-beam programmable resistive interconnects have been used to represent synaptic weights between more conventional operational-amplifier neurons [8,4]. We describe programmable analog pulse-firillg neural networks that use 00chip dynamic analog storage capacitors to store synaptic weights, currently 671 672 Hamilton, Murray and Tarassenko refreshed from an external RAM via a Digital -Analog converter. PULSE-FIRING NEURAL NETWORKS A pulse-firing neuron, i is a circuit which signals its state, V. by generating a stream of 0-5V pulses on its output. The pulse rate R.' varies from 0 when neuron i is OFF to R.(max) when neuron i is fully ION. Switching between the OFF and ON stAtes is a smooth transition in output pulse rate between these lower and upper limits. In a previous system, outlined below, the synapse allows a proportion of complete presynaptic neural pulses V. to be added (electrically OR-ed) to its output. A synaptic "gating" function, determined by T .. , allowed bursts of complete pulses through the synapse. Moving down a'l column of synapses, therefore, we see an ever more crowded asynchronous mass of pulses, representing the aggregated activity of the receiving neuron. In the system that forms the substance of this paper, a proportion (determined by T .. ) of each presynaptic pulse is passed to the postsynaptic summation. l] INTEGRATOR RING OSCLLATOR ~------------------------~I~I --------------------------------~ 11111111111111111111111111 Excitatory "-.... A~ ~ 11111111111111111111111111
منابع مشابه
Pulse-Firing Neural Chips for Hundreds of Neurons
Alister Hamilton II Song Han(l) H. Martin Reekie Dept. Electrical Eng. U niv. of Edinburgh We announce new CMOS synapse circuits using only three and four MOSFETsisynapse. Neural states are asynchronous pulse streams, upon which arithmetic is performed directly. Chips implementing over 100 fully programmable synapses are described and projections to networks of hundreds of neurons are made. 1 O...
متن کاملPulse Density Hopfield Neural Network System with Learning Capability Using FPGA
In this paper, we present a FPGA Hopfield Neural Network system with learning capability using the simultaneous perturbation learning rule. In the neural network, outputs and internal values are represented by pulse train. That is, analog Hopfield Neural Network with pulse frequency representation is considered. The pulse density representation and the simultaneous perturbation enable the syste...
متن کاملPulse Density Recurrent Neural Network Systems with Learning Capability Using FPGA
In this paper, we present FPGA recurrent neural network systems with learning capability using the simultaneous perturbation learning rule. In the neural network systems, outputs and internal values are represented by pulse train. That is, analog recurrent neural networks with pulse frequency representation are considered. The pulse density representation and the simultaneous perturbation enabl...
متن کاملNoise shaping pulse - density modulation in inhibitory neural networks with subthreshold VLSI neuron circuits
An inhibitory network model that performs noise-shaping pulse-density modulation [1] was implemented with subthreshold analog MOS circuits, aiming at the development of ultralow-power Σ∆-type AD converters. Through circuit simulations, we evaluate the effects of the noise shaping produced by the network circuit. Keywords—VLSI, pulse density modulation, noise shaping, chaotic neural networks 1 M...
متن کاملFPGA implementation of a pulse density neural network with learning ability using simultaneous perturbation
Hardware realization is very important when considering wider applications of neural networks (NNs). In particular, hardware NNs with a learning ability are intriguing. In these networks, the learning scheme is of much interest, with the backpropagation method being widely used. A gradient type of learning rule is not easy to realize in an electronic system, since calculation of the gradients f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1988